	Substitute for fo	rm 1449	VPTO	Complete if Known		
INFO	MATION	פוח	CLOSURE	Application No.	10/661,037	
			PPLICANT	Filing Date	September 12, 2003	
SIAI	CIVICINI) I AF	PLICANI	First Named Inventor	John D. Hyde	
				Art Unit	2822	
				Examiner Name	Ida M. Soward	
Sheet	1	of	6	Attorney Docket Number	22524-17802	

			U.S. PATENT	DOCUMENTS	
		Document No.			
Examiner Initials*	Cite No.1	Number – Kind Code ² (if known)	Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Cited Document
	A1	US-7,548,460	06-16-2009	Diorio et al.	
	A2	US-7,098,498	08-29-2006	Diorio et al.	
	A3	US-6,965,142	11-15-2005	Diorio et al.	
	A4	US-6,678,190	01-13-2004	Yang et al.	
	A5	US-6,580,642	06-17-2003	Wang	
	A6	US-6,477,103	11-05-2002	Nguyen et al.	
	A7	US-6,407,870	06-18-2002	Hurevich et al.	
	A8	US-6,385,090	05-07-2002	Kitazaki	
	A9	US-6,384,451	05-07-2002	Caywood	
	A10	US-6,294,810	09-25-2001	Li et al.	
	A11	US-6,222,765	04-24-2001	Nojima	
	A12	US-6,137,722	10-24-2000	Kalnitsky et al.	
	A13	US-6,137,721	10-24-2000	Kalnitsky et al.	
	A14	US-5,982,671	11-09-1999	Kang et al.	
	A15	US-5,982,669	11-09-1999	Kalnitsky et al.	
	A16	US-5,972,804	10-26-1999	Tobin et al.	
	A17	US-5,969,987	10-19-1999	Blyth et al.	
	A18	US-5,944,837	08-31-1999	Talreja et al.	
	A19	US-5,901,084	05-04-1999	Ohnakado	
	A20	US-5,864,242	01-26-1999	Allen et al.	
	A21	US-5,818,761	10-06-1998	Onakado et al.	
	A22	US-5,801,994	09-01-1998	Chang et al.	
	A23	US-5,798,967	08-25-1998	Sarin et al.	
	A24	US-5,796,656	08-18-1998	Kowshik et al.	
	A25	US-5,777,926	07-07-1998	Trinh et al.	
	A26	US-5,777,361	07-07-1998	Parris et al.	
	A27	US-5,773,997	06-30-1998	Stiegler	
	A28	US-5,763,912	06-09-1998	Parat et al.	
	A29	US-5,761,121	06-02-1998	Chang	
	A30	US-5,734,288	03-31-1998	Dolazza et al.	
Examiner Signature		/Ida Soward/		Date Considered	03/27/2011

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609.

Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1Applicant's unique citation designation number (optional), 25ee kinds Codes of USPTO Patent Documents at tww.uspto.gov or MPEP 901.04. STeher Office that issued the document, by the two-teler code (WPIO Standard ST.3) 476-or Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 (possible 6Applicant is to place a check mark here if English language Tradinal statistical control of the document of the do

$\overline{}$	Substitute for fo	orm 1449	A/PTO		Complete if Known
INFO	DMATION	ם וחוב	CLOSURE	Application No.	10/661,037
			PPLICANT	Filing Date	September 12, 2003
SIAI	EWENTE	o i Ai	PLICANI	First Named Inventor	John D. Hyde
				Art Unit	2822
				Examiner Name	Ida M. Soward
Sheet	2	of	6	Attorney Docket Number	22524-17802

			U.S. PATENT	DOCUMENTS	
		Document No.			
Examiner Initials*	Cite No.1	Number – Kind Code ² (if known)	Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Cited Document
	A31	US-5,717,636	02-10-1998	Dallabora et al.	
	A32	US-5,710,563	01-20-1998	Vu et al.	
	A33	US-5,677,867	10-14-1997	Hazani	
	A34	US-5,666,307	09-09-1997	Chang	
	A35	US-5,650,346	07-22-1997	Pan et al.	
	A36	US-5,616,942	04-01-1997	Song	
	A37	US-5,553,030	09-03-1996	Tedrow	
	A38	US-5,541,878	07-30-1996	LeMoncheck	
	A39	US-5,517,044	05-14-1996	Koyama	<u> </u>
	A40	US-5,463,348	10-31-1995	Sarpeshkar	
	A41	US-5,376,813	12-27-1994	Delbruck et al.	
	A42	US-5,345,418	09-06-1994	Challa	
	A43	US-5,336,936	08-09-1994	Allen et al.	
	A44	US-5,331,215	07-19-1994	Allen et al.	
	A45	US-5,319,268	06-07-1994	Lyon et al.	
	A46	US-5,166,562	11-24-1992	Allen et al.	
	A47	US-5,160,899	11-03-1992	Anderson et al.	
	A48	US-5,146,106	09-08-1992	Anderson et al.	
	A49	US-5,103,116	04-07-1992	Sivilotti et al.	
	A50	US-5,099,156	03-24-1992	Delbruck	
	A51	US-5,068,622	11-26-1991	Mead et al.	
	A52	US-5,059,920	10-22-1991	Anderson	
	A53	US-5,049,515	09-17-1991	Tzeng	
	A54	US-5,010,028	04-23-1991	Gill et al.	
	A55	US-4,953,928	09-04-1990	Anderson	
	A56	US-4,953,908	09-04-1990	Dondlinger	
	A57	US-4,929,988	05-29-1990	Yoshikawa	
	A58	US-4,870,555	09-26-1989	White	
	A59	US-4,864,215	09-05-1989	Schouwenaars	et al.
	A60	US-4,822,750	04-18-1989	Perlegos	·
Examiner Signature		/Ida Sowar	d/	Date Considered	03/27/2011

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609.

Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

	Substitute for fo	orm 1449	A/PTO	Complete if Known			
INFO	DMATION	ם וחוב	CLOSURE	Application No.	10/661,037		
			PPLICANT	Filing Date	September 12, 2003		
SIAI	EMENIE	o i Ai	PELICANT	First Named Inventor	John D. Hyde		
				Art Unit	2822		
				Examiner Name	Ida M. Soward		
Sheet	3	of	6	Attorney Docket Number	22524-17802		

	U.S. PATENT DOCUMENTS									
		Document No.								
Examiner Initials*	Cite No.1	Number – Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document						
	A61	US-4,816,883	03-28-1989	Baldi						
	A62	US-4,653,928	03-31-1987	Anderson et al.						
	A63	US-4,622,656	11-11-1986	Kamiya						
	A64	US-4,617,652	10-14-1986	Simko						
	A65	US-4,420,871	12-20-1983	Scheibe						
	A66	US-4,216,489	08-05-1980	Clemens et al.						
	A67	US-4,087,795	05-02-1978	Rossler						
	A68	US-3,893,151	07-01-1975	Bosselaar						
	A69	US-3,691,537	09-12-1972	Burgess et al.						

FOREIGN PATENT DOCUMENTS										
		Foreign Patent Document								
Examiner Initials*	Cite No.1	Country Code ³ – Number ⁴ Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Т	6				
	B1	JP 2005-533372	11-04-2005	Impinj, Inc.	\					
	B2	JP 29-51605	03-10-1998	Programmable Microelectron Co.						
	В3	EP 0 562 257 A1	09-29-1993	International Business Machines Corporation		$\overline{}$				
	B4	WO 00/60672 A1	10-12-2000	Koninklijke Philips Electronics N.V.		7				
	B5	WO 00/38239 A1	06-29-2000	Lattice Semiconductor Corporation		_				

		OTHER REFERENCES – NON-PA						
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), t journal, serial, symposium, catalog, etc.), date, pag			T [©]			
	C1	ANDREOU, AG. et al., "Neural informeds., Analog VLSI Signal and Informa 358-413, 1994.						
	C2		ARITOME, S. et al., "Reliability Issues of Flash Memory Cells," Proceedings of the IEEE, May 1993, pp. 776-787, Vol. 81, No. 5.					
	C3	BARAFF, G.A., "Distribution Function Semiconductors," Short-Range Order Review, December 15, 1962, pp. 250	Effect on Magnet	ic Anisotropy, Physical				
	C4	CROWELL, C.R. et al., "Temperature	Dependence on	Avalanche Multiplication in				
Examiner Signature		/Ida Soward/	Date Considered	03/27/2011				

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609

Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

$\overline{}$	Substitute for fo	orm 1449	A/PTO	Complete if Known				
INEO	DMATION	ı nıe	CLOSURE	Application No.	10/661,037			
			PPLICANT	Filing Date	September 12, 2003			
SIAI	CINICIALI	o i Ai	PELICANT	First Named Inventor	John D. Hyde			
				Art Unit	2822			
				Examiner Name	Ida M. Soward			
Sheet	4 of 6		6	Attorney Docket Number	22524-17802			

		OTHER REFERENCES – NON-PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T ⁶
		Semiconductors," Applied Physics Letters, September 15, 1966, pp. 242-244, Vol. 9, No. 6.	
	C5	DIORIO, C. et al., "A Single Transistor MOS Device for Long Term Learning," U. S. Serial No. 08/399,966, Mar. 7, 1995 [Copy Not Enclosed].	
	C6	DIORIO, C. et al., "A Single-Transistor Silicon Synapse," IEEE Transactions on Electron Devices, Submitted December 3, 1995, Revised April 17, 1996, pp. 1-9.	
	C7	ENZ, C.C. et al., "An Analytical MOS Transistor Model Valid in all Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications," Analog Integrated Circuits and Signal Processing, 1995, pp. 83-114, Vol. 8.	
	C8	FREY, D.R., "Log-Domain Filtering: An Approach to Current-Mode Filtering," IEEE Proceedings, December 1993, pp. 406-416, Vol. 140, No. 6.	
	C9	FUJITA et al., A Floating Gate Analog Memory Device for Neural Networks, IEEE, vol. 40, No. 11, pp. 2029-2035, 1993.	
	C10	GLASSER, L.A. et al., "The Design and Analysis of VLSI Circuits," Addison-Wesley Publishing Company, 1985, pp. 165-181.	
	C11	GRAY, et al., "Analysis and Design of Analog Integrated Circuits", Second Edition, University of California, Berkeley, 1984, pp. 66-71.	
	C12	HOCHET, et al., "Implementation of a Learning Kohonen Neuron Based on a New Multilevel Storage Technique", IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991, pp. 262-267.	
	C13	HOLLIS, et al., "A Neural Network Learning Algorithm Tailored for VLSI Implementation", IEEE Transactions on Neural Networks, vol. 5, No. 5, Sep. 1994, pp. 784-791.	
	C14	HU, et al., "Hot-Electron-Induced MOSFET Degradation-Model, Monitor, and Improvement", IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 375-385.	
	C15	International Search Report, Application No. PCT/US 03/21677, date of mailing Dec. 2, 2003	
	C16	International Written Opinion, Application No. PCT/US 03/21677, date of mailing Jul. 20, 2004.	
	C17	ISMAIL, et al., "Neural Information Processing II", Analog VLSI Signal and Information Processing, 1994, pp. 358-413.	
	C18	Japanese Office Action, Japanese Application No. 2004-520129, August 2, 2010, 6 pages.	
	C19	JOHNSON, R. Colin, "Mead Envisions New Design Era", Electronic Engineering Times, Jul. 17, 1995, p. 1, 37 and 38.	

	C19	JOHNSON, R. Colin, "Mead Env Times, Jul. 17, 1995, p. 1, 37 an		", Electronic Engineering	-
Examiner Signature		/Ida Soward/	Date Considered	03/27/2011	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609.

Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

$\overline{}$	Substitute for fe	orm 1449	A/PTO	Complete if Known			
INFO	DMATION	ם וחוב	CLOSURE	Application No.	10/661,037		
			PPLICANT	Filing Date	September 12, 2003		
SIAI	EMENIE	o i Ai	PLICANI	First Named Inventor	John D. Hyde		
				Art Unit	2822		
				Examiner Name	Ida M. Soward		
Sheet	5 of		6	Attorney Docket Number	22524-17802		

		OTHER REFERENCES – NON-PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	To
	C20	JOHNSON, R. Colin, "Neural Team Bares Silicon Brain", Electronic Engineering Times, Jul. 3, 1995, pp. 1, 31.	
	C21	LAZZARO, et al., "Systems Technologies for Silicon Auditory Models", IEEE Micro, Jun. 1994, pp. 7-15.	
	C22	LAZZARO, et al., "Winner-Take-All Networks of O(N) Complexity", D.S. Touretzky, ed., Advances in Neural Information Processing Systems 1, 1989, pp. 703-711.	1
	C23	LEBLEBICI, et al., "Hot-Carrier Reliability of MOS VLSI Circuits", University of Illinois, Oxide Degradation Mechanisms, 1993, pp. 46-49.	
	C24	LENZLINGER, M. et al., "Fowler-Nordheim Tunneling into Thermally Grown SiO ₂ ," Journal of Applied Physics, January 1969, pp. 278-283, Vol. 40, No. 1.	
	C25	MASOUKA, et al., "Reviews and Prospects of Non-Volatile Semiconductor Memories", IEICE Transactions, vol. E-74, No. 4, Apr. 1991, pp. 868-874.	
	C26	MEAD, et al., "MOS Devices and Circuits", Introduction to VLSI Systems, Addison- Wesley Pub. Co., 1980, pp. 1-5.	П
	C27	MEAD, "Differentiators", Analog VLSI and Neural Systems, Chapter 10, Addison- Wesley Pub. Co., 1989, pp. 163-178.	
	C28	MEAD, C.A., "Scaling of MOS Technology to Submicrometer Feature Sizes," Journal of VLSI Signal Processing, 1994, pp. 9-25, Vol. 8.	
	C29	MINCH, et al., "A vMOS Soft-Maximum Current Mirror", Computation and Neural Systems, IEEE, 1995, pp. 2249-2252.	
	C30	MINCH, et al., "Translinear Circuits Using Subthreshold Floating-Gate MOS Transistors", Analog Integrated Circuits and Signal Processing, vol. 9, no. 2, 1996, pp. 167-179.	
	C31	OHSAKI, et al., "A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes", IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 311-316.	
	C32	RASZKA et al., "Embedded Flash Memory for Security Applications in a 0.13 .mu. m CMOS Logic Process", Digest of Technical Papers, IEEE International Solid-State Circuits Conference 2004, p. 46.	
	C33	SANCHEZ, "Review of Carrier Injection in the Silicon/Silicon-Dioxide System", IEEE Proceedings-G, vol. 138, No. 3, Jun. 1991, pp. 377-389.	
	C34	SARPESHKAR, et al., "A Low-Power Wide-Linear-Range Transconductance Amplifier", Analog Integrated Circuits and Signal Processing, vol. 13, No. 1-2, May- Jun. 1997, pp. 1-28.	
	C35	SARPESHKAR, et al., "White Noise in MOS Transistors and Resistors", Circuits and Devices, IEEE, Nov. 1993, pp. 23-29.	
Examiner		Date	

		Jun. 1997, pp. 1-28.			-	
	C35 SARPESHKAR, et al., "White Noise in MOS Transistors and Resistors", Circuits					
		Devices, IEEE, Nov. 1993, pp. 23-29.				
Examiner Signature		/Ida Soward/	Date Considered	03/27/2011		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609.

Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

	Substitute for fo	orm 1449	A/PTO	Complete if Known		
INFO	DMATION	ı nıe	CLOSURE	Application No.	10/661,037	
			PPLICANT	Filing Date	September 12, 2003	
SIAI	EMENIE	o i Ai	PLICANI	First Named Inventor	John D. Hyde	
				Art Unit	2822	
				Examiner Name	Ida M. Soward	
Sheet	6	of	6	Attorney Docket Number	22524-17802	

		OTHER REFERENCES – NON-PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published			
	C36	SHOCKLEY, W., "Problems Related to <i>p-n</i> Junctions in Silicon," Solid-State Electronics, Pergamon Press, 1961, pp. 35-67, Vol. 2, No. 1.			
	C37	TAM, S. et al., "Lucky-Electron Model of Channel Hot-Electron Injection in MOSFET's," IEEE Transactions on Electron Devices, September 1984, pp. 1116-1125, Vol. ED-31, No. 9.	-		
	C38	TSIVIDIS, et al., "Design of MOS VLSI Circuits for Telecommunications", 1985, pp. 144-171.	1		
	C39	TSIVIDIS, et al., "Continuous-Time MOSFET-C Filters in VLSI", IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 2, Feb. 1986, pp. 125-140.			
	C40	UMEZAWA, et al., "A 5-V-Only Operation 0.6mu.m Flash EEPROM with Row Decoder Scheme in Triple-Well Structure", IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1540-1546.			
	C41	USUKI, Tatsuya, et al., "Direct Tunneling Memory: Trade-off Between Nonvolatility and High-Endurance with Low Voltage Operations", Nonvolatile Semiconductor Workshop Symposium, Aug. 12, 2001; pp. 80-81.		1	
	C42	VITTOZ, "Dynamic Analog Techniques", Design of MOS VLSI Circuits for Telecommunications, 1985, pp. 145-170.			
	C43	"VLSI Electronics Microstructure Science," Academic Press, Inc., Vol. 7, Einspruch, N.G. (ed.), 1983, pp. 63-67.			

Examiner Signature //da Soward/	Date Considered	/Ida Soward/	
---------------------------------	--------------------	--------------	--

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609.

Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.